How to write a verilog code of clock divider?

i need a module of clock divider in verilog which converts 50 MHZ clock to 3.125MHz clock using johnson counter shift register approach or by some other method????